Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Error when using University Program VwF

I'm using Quartus 16.1

I want to simulate, but when I press Run functional simulation this error occur

"

Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Error (199014): Vector source file C:/Users/myusername/Desktop/veri/Waveform1.vwf specified with --testbench_vector_input_file option does not exist

Error: Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 1 warning

Error: Peak virtual memory: 471 megabytes

Error: Processing ended: Fri Dec 30 22:56:30 2016

Error: Elapsed time: 00:00:01

Error: Total CPU time (on all processors): 00:00:01

Error.

"

12 Replies

Show More
  • rgalv7's avatar
    rgalv7
    Icon for New Contributor rankNew Contributor
    6 years ago

    Default Restore did not work for me. Still getting the same error, even though netlist works before I run waveform.

  • andrewmccarty420's avatar
    andrewmccarty420
    Icon for New Contributor rankNew Contributor
    5 years ago

    The simulation settings have a chunk of code that tells it where it saves the data to(the .vwf file is just the viewer for the data). In simulation under simulation settings, after you have loaded the nodes and saved your file, click on restore defaults. If you look at the fourth line in the string of code in this menu as you click on Restore Defaults, you will see it change to the name of your file.

    onerror {exit -code 1}

    vlib work

    vlog -work work prob_c5_4.vo

    vlog -work work prob_c5_4.vwf.vt

    vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.prob_c5_4_vlg_vec_tst

    vcd file -direction prob_c5_4.msim.vcd

    vcd add -internal prob_c5_4_vlg_vec_tst/*

    vcd add -internal prob_c5_4_vlg_vec_tst/i1/*

    proc simTimestamp {} {

    echo "Simulation time: $::now ps"

    if { [string equal running [runStatus]] } {

    after 2500 simTimestamp

    }

    }

    after 2500 simTimestamp

    run -all

    quit -f