Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Error using while converting code to VHDL

Dear All, I am trying to find delay between two signals using cross correlation on FPGA .Kindly can some one please help me how i can do that. Any link or any useful informati...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

The HDL Coder does not tell you anything more?

What is connected to port 1?