Forum Discussion

Honored Contributor

14 years ago

Error: Input port must be driven by a non-inverted input pin or another PLL

Hi,everyone. I used a PLL to generate the special clock,after coplilation,an error occured:Error: Clock input port inclk[0] of PLL "d5m_pll" must be driven by a non-inverted input pin or another P...

Altera_Forum

Honored Contributor

14 years ago

I'm guessing OSC_50_BANK2_in is assigned to a pin that isn't a dedicated clock input location. Look in the Pin Planner.

Forum Discussion

Error: Input port must be driven by a non-inverted input pin or another PLL

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working