Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorError in signal assignment with VHDL
I'm trying to create a simple register connected to a 8-width bidirectional bus. But when I read a value from this bus and write it back, some of these bits receive don't care value, while others are...
Altera_ForumHonored Contributor
Honored ContributorI hope that your INOUT signal is going to the pins of the FPGA. Then there are no tri-state drivers inside the FPGA internal logic. Only the I/O's have tri-state drivers.
