Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Error Found, when I use LogicLock to constraint my design!

HI! Everybody! The FPGA is EP1C3T144C8, and the design need about 1300 cells. when I try to use LogicLock to constraint my design, I failed. and the following is the error message: ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

did you consider that not every column is a logic LAB in your equation? you may be counting a column of block RAM as LEs