Error Found, when I use LogicLock to constraint my design!

HI! Everybody! The FPGA is EP1C3T144C8, and the design need about 1300 cells. when I try to use LogicLock to constraint my design, I failed. and the following is the error message: ...