Forum Discussion
Altera_Forum
Honored Contributor
7 years agoAccording to VHDL rules, you should use this straightforward coding
storage(7+ tmp*8 downto tmp*8) <= data_in;
…
data_out <= storage(7+ tmp*8 downto tmp*8); Even more straightforward, an array 1024x8.