Error (10476): VHDL error at fpga.vhd(1065): type of identifier "s_sys" does not agre

Hi folks, While coding in VHDL i am facing this error, in a module using s_sys which std_logic_vector (1 downto 0) i am making decision to assign timing to different signals...because of this...