Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorErratic ring counter
I have built a ring counter using D flip flops in an EMP3128ATC100-10 cpld. I am getting erratic results with clocking sometimes occurring on both rising and falling edges and sometimes no clocking a...
Altera_ForumHonored Contributor
Honored ContributorThe most effective way to convert a signal with slow edges into a clean digital clock is a schmitt-trigger respectively a comparator with hysteresis.
