I'm trying some informations about EPCS CONTROLLER control word. Inside datasheet doesn't speak about meaning of single bit inside EPCS control words. Somebody knows this bits? I don't understand why altera hide this bits . I have to use it because I have SPI host that must program epcs and I don't use NIOS II inside FPGA but I use just only spi_slave_to_avalon_mm_master_bridge So host microcontroller have to control EPCS controller and I need to know single bit meaning. Somebody can help me? Bye G

Why don't you use ALTASMI_PARALLEL ? It works great.

even the HAL does not tell everything about the epcs controller, normaly you would think okay that epcs device is an SPI memoy so lets have a look at the possible manufacture datesheets to lern more about it. but there is something between this spi functionality and the epcs related pins specially that you cannot add a simple custom spi functionality. it seems to be possible now with cyclone III, but i haven't tryed that

Hi Amilcar, can You send me an axample with ASMI? My problem is: I have to write EPCSand my microcontroller HOST is connecte with FPGA ALTERA with SPI to avalon master bridge. I have to write EPCS. Do You have an example? For MSchmitt: thanks but I haven't to program EPCS directly with SPI HOST. I have HOST connected with FPGA and FPGA have to write EPCS. Bye G

Hi Ferraro, EPCS is like a regular SPI flash of STmicro. EPCS controller is a Altera SPI controller and a hidden onchip memory. So your configuration might look like this, MPU ->FPGA[ bridge -> avalon MM bus ->Altera SPI master-> ] EPCS Right? - Hippo

Hi Hippo, my configuration is different. I have:1 MPU HOST (as SPI master) connected with FPGA (here SPI as slave: spi_slave_to_avalon_mm_master_bridge). FPGA is connected as ACTIVE SERIAL and I have to program EPCS with HOST MPU. This is my problem. Hardware is done and I haven't other possibilities. For this reason I would to know how EPCS CONTROLLER run and control word bit's meaning. In my idea I HAVE TO REALIZE (HOST SOFTWARE): 1. use SOF2FLASH to convert .sof into .flash (S-record) 2. write .flash inside HOST flash (by remote control) 3. software to convert .flash to SPI PHYSICAL LAYER for spi_slave_to_avalon_mm_master_bridge with commands for EPCS CONTROLLER Can You tell me something about point 3? I have some difficult to find correct use of EPC CONTROLLER. Bye

epcs controller | Altera Community

15 Replies

Altera_Forum
Honored Contributor
15 years ago
Hi Hippo,
1. I can't implement NIOS II because I havent space inside FPGA
2. When I spoke about REMOTE UPDATE I intended REMOTE UPDATE block inside SOPC. It is an ALTERA BLOCK and I would to use it.
Bye
G
Altera_Forum
Honored Contributor
15 years ago
The page I mentioned is a remote update core which you can access with spi avalon master bridge.

- Hippo
Altera_Forum
Honored Contributor
15 years ago
Yes, it is true but I intended to use REMOTE UPDATE inside SOPC.
This is Your verilog program but I would to use ALTERA standard block.
I read that after CYCLONE III there are possibilities to program multioot system inside EPCS.
I read some PDF but at the moment is not so clear for me and I needed some example.
Bye
G
Altera_Forum
Honored Contributor
15 years ago
The c4up.v is generated using altera megacore wizard. The rcu.v is an implementation similar to the cyc3 of sopc builder because altera didn't release the source.

So it is the core for sopc builder. You can look at the driver code of cyc3 and do it in a similar way.

Beside, if there is still a chance touch the hardware, you would be better to use PS mode to configure the fpga (no need the epcs and remote update as AS mode).

- Hippo
Altera_Forum
Honored Contributor
15 years ago
You could also use the ALT_REMOTE megafunction directly.
The .pdf from it is good, and easy to understand.
I used it together with a small (20 lines) state machine, and it gets the job done.

Forum Discussion

epcs controller

15 Replies

Recent Discussions

Can you Validate MAX10 Date and Lot Code?

HDMI example design errors with Agilex 7

MAX10 RSU upgrade succeeds, but device boots Factory image instead of Application

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc