Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

"end of initialization" reset

Hi everybody, Are there internal power-up reset or "end of initialization" reset signals that can be read to check for start-up reset condition in cyclone FPGA's? Whitebird
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Would the optional INIT_DONE output give you what you need?

Every internal register will be cleared at power up. You could have a register continuously clock in a high data input. When the register output goes high, you will know that the power-up reset phase has ended.