Forum Discussion

New Contributor

4 years ago

EMAC and MDIO routing

Hello! I have arria 10 board. There is a PHY which connected to shared pins of SoC. RGMII interface is connected to third quadrant of shared pins and MDIO interface is connected to first quadrant o...

EBERLAZARE_I_Intel

Regular Contributor

4 years ago

Hi,

Please read the Arria 10 SoC Device Design Guidelines section 4.5.1:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-a10-soc-device-design-guidelines.pdf#page=46

If you have further questions, let me know.

Forum Discussion

EMAC and MDIO routing

Recent Discussions

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication

Cyclone 10 GX development board collaterals

Agilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?

AGRW027R28A2I2V Thermal Model