SimonRichterOccasional Contributor4 years agoEarly feasibility check for clock tree I have a design that will use rather many clocks, because several external components bring their own, and I'd like to verify that it will be possible to route all those clocks in a sensible way. Ide...Show More
Recent DiscussionsFFVH-ICS-0923-00(1SM21BHU2F53E2VGNE)failed at ESS-HOT testAgilex 3 BB18A package - patching MSEL1 and MSEL2 on interposerCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryDifferent FPGA model shows: DEV-AGM039EAQuartus Pro simulation libraries for Riviera Pro