SimonRichterOccasional Contributor5 years agoEarly feasibility check for clock tree I have a design that will use rather many clocks, because several external components bring their own, and I'd like to verify that it will be possible to route all those clocks in a sensible way. Ide...Show More
Recent DiscussionsCold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)About floating voltage of the Agilex 3 power on resetThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMA