Forum Discussion
yairs
New Contributor
2 years agoE-Tile Hard IP for Ethernet pin placement
Hi. I am trying to build a 100GE Interface for a stratix10 tx device(1st280ey2f55i2lg). I have compiled successfully the example design, but I do not know how to change the location of the e-tile in...
- 2 years ago
Hi yair,
It was the wrong pin assignment issue. You put 2 different signal in the same pin because you already
set_location_assignment PIN_REFCLK_GXER9C_CH1P -to i_clk_ref. For further information about E-tile hard IP, you may refer to link below https://www.intel.com/content/www/us/en/docs/programmable/683468/21-1/introduction.html
Since your issue has been resolved, I am now close the case. If you happen another issue after the case closed, please do feel free to submit another issue. There will have people reach out to you.
Best regards,
zying
ZiYing_Intel
Frequent Contributor
2 years agoHi yairs,
Can you share the .qar file? So that I can try debug the issue from my side.
Best regards,
zying