mikefr
New Contributor
1 year agoE-tile and F-tile 64b/67b encoding
Hi,
I want to do SFPDP gen3 with Agilex 7 so I need 64b/67b encoding.
In 683458 "Agilex™ 7 FPGAs and SoCs Device Overview" it is written that PCS of e-tile supports 64b/67b encoding.
I looked in 683723 "E-Tile Transceiver PHY User Guide" but I could not find any information how to configure the IP to use this encoding so how to do this?
For F-tile in "Agilex™ 7 FPGAs and SoCs Device Overview" there is nothing about supported encoding but I found the "F-Tile Interlaken Intel® FPGA IP User Guide" in which encoding is done in FPGA logic so I guess that for F-tile it has be done like this?
Regards
Mike