Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Dual Port RAM Init

Hi, I have generated a DPRAM with the Megawizard, and I have used it in my design. When I have simulated it into Modelsim, all was ok. But when I have compiled my FPGA with my design, there w...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I am not sure, but if you are using Qsys a synthesis folder is created. In the same folder you have a .qip file. In the .qip file set the path of your memory file generated by Quartus [and make sure that your internalization file is included in your memory.vhd file]