Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

DPA Functionality on LVDS Receiver Block

Hi, Does each channel of LVDS serial data input has the its individual DPA block? As far as I am concerned, DPA will take in the serial data and the optimum clock phase from PLL to compensate...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

The DPA functionality is controlled by the ALTLVDS_RX MegaFunction for those FPGAs that have it. Please refer to the lvds serdes transmitter / receiver MegaFunction user manual.