Altera_ForumHonored Contributor14 years agoDPA Functionality on LVDS Receiver Block Hi, Does each channel of LVDS serial data input has the its individual DPA block? As far as I am concerned, DPA will take in the serial data and the optimum clock phase from PLL to compensate...Show More
Altera_ForumHonored Contributor14 years agoDPA is working for individual input channels, allowing to compensate any kind of delay skew.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew