Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorDownloading ELF Process failed of Project
Good night everybody , I have problem of QuartusII 10.1sp1 . My user chip is CycloneII EP2C35FC8 , when my sopc builder use Pll、SDRAM、FLASH、MCU、JTAG , I can run...
Altera_ForumHonored Contributor
Honored ContributorYes you have to define in .sdc files your clocks and timing to all fast I/O pins (memories and Ethernet). If you use a development kit you probably have some example designs with ready made .sdc files.
