Altera_ForumHonored Contributor15 years agodouble CPU reset address is the same flashBouble CPU reset address is the same flash.when software run on line,it is ok.But when software run beginning at flash,it awlays has error.
Recent DiscussionsIssue with configuring EPCQ64A & CycloneAgilex5 A5EB013BB23BE4S BSDLMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 fails