Altera_Forum
Honored Contributor
13 years agoDigital division using Verilog
Hi.
I need to perform a division operation on a Cyclone IV FPGA. I have learnt that the few methods to perform such are : (a) by calling the conventional '/' operator; eg 27/5 (b) by calling megafunction altfp_div or lpm_div (c) by performing multiplication to the inverse of the numerator. I have first performed (a), which then I found out that it has utilized too much of resources. and I have learnt that the '/' operation could not be synthesized in Verilog as well. I am now using lpm_div to perform my (fixed point) divisions. My question is, when I view the compilation report, it shows that this megafunction does not use any of the LE nor embedded memory. (The inputs to my lpm_div module are constants.) May I know how is this possible?