Forum Discussion

Honored Contributor

17 years ago

Digital clock using verilog HDL

Hi, I need to design a clock using 7 segment with stop watch and alarm in Verilog HDL language. As I am new in these HDL I can not find any solution. Can anyone help me to do that? Eraesh

Altera_Forum

Honored Contributor

14 years ago

Here, check this out.It is working and downloadable onto fpga.

http://www.youtube.com/watch?v=c8v1nfz1zn8

Forum Discussion

Digital clock using verilog HDL

Recent Discussions

Agilex 5 FPGA EMIF: sharing LPDDR4 reference clock between Bank 3A and Bank 3B

Check COD for EP4CE10F17C8N

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Functional fail and suspect relate to the component