Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Digital clock using verilog HDL

Hi, I need to design a clock using 7 segment with stop watch and alarm in Verilog HDL language. As I am new in these HDL I can not find any solution. Can anyone help me to do that? Eraesh
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

You should handle each digit separately. Have the first digit count from 0 to 9. When you need to go over 9, put it back to 0 and increase the second digit. When that second digit is at 5 and you need to increase it again, put it back to 0 and increase the third digit, etc.