Forum Discussion
Altera_Forum
Honored Contributor
16 years ago@ Rysc
what about clock output like for an sdram chip clock input pin where you need to set the pll to a phase shift between the sdram clock and all the other sdram signals ? we had a design that failed due to not using a dedicated clock output pin for the sdram clock and after soldering two wires to swap signals that board run as intended.