KfirTitoNew Contributor2 years agoDevice configuration failed + CRC error while using .jic file Hi, FPGA model : C10LP120YF780I7G, Vcore = 1.2V , Vccio = 3.3V (conf dev IO voltage) Flash model : MT25QL128ABB Conf Scheme : AS (x1) , MSEL[3:0] = 1101 (AS, Fast, 3.3V) JTAG Conf : Single Devic...Show Morekesem_gen_flash_wo_crc_mt25.zip1.1 MB
KfirTitoNew Contributor to WZ22 years agoHi thanks,not yet.I need some effort to understand how to implement the above IP and read the rbf from ext flash.
KfirTitoNew Contributor to WZ22 years agoHi thanks,not yet.I need some effort to understand how to implement the above IP and read the rbf from ext flash.
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication