Altera_Forum
Honored Contributor
10 years agoDesign over multiple FPGA
Hello all,
I have a big design to subdivide over multiple FPGA (Cyclone V C8, BEMICRO CV A9). One Master and n-slave that read only from master. I have a 120 bit bus that run at 50 MHz. I want to use LVDS so following https://www.altera.com/en_us/pdfs/literature/an/an479.pdf I have: - channels: 12 - deserialization factor: 10x - data rate per channel: 500 MBps Now 12 channels are 24 wires and speed is high so.. which cable/connector can I use? Maybe a custom PCB as backplane?