Altera_Forum
Honored Contributor
10 years agoDesign over multiple FPGA
Hello all, I have a big design to subdivide over multiple FPGA (Cyclone V C8, BEMICRO CV A9). One Master and n-slave that read only from master. I have a 120 bit bus that run at 50 MHz. I ...