delay in verilog

You didn't tell what you want to achieve. I guess, the regxx <= reg yy chain is intended as a kind of delay. Unfortunately, it will work (at best) in simulation. In synthesized hardware, all regxx are assigned to the input value without any delay. This happens, because the assignment isn't made in an edge sensitive always block. Level sensitive conditions like @(fstate ..) are ingnored in synthesis.