default values for signals

Hi all, Let's suppose in my FPGA design I have a simple synchronous binary counter which increments on every CLK rising edge. I have a reset pin that puts the latches in a known state (for...