Forum Discussion
Altera_Forum
Honored Contributor
9 years agoHi Alex,
I did not check the clocks. I am trying to go by some common sense - what i am trying to mean - what could be common thing involved which has disrupted the communication between JTAG to FPGA and PHY to FPGA ? AT LEAST I AM NOT ABLE TO FIGURE OUT Regards Suzane