Forum Discussion
Altera_Forum
Honored Contributor
14 years agoDon't understand what you mean with -- SOMETHING WRONG HERE and why the final signal assignments are commented.
Verilog Initial block is exactly represented by the initializers Daixiwen suggested. Initialization to 0 is only required for simulation purposes, hardware registers are initially zeroed without an explicite initializer.