Altera_ForumHonored Contributor7 years agoDDR3SDRAM IP-core, number of chip selects hello everyone. I am trying to create DDR3-IP core. I want to connect two DDR3-SDRAM SODIMMs(64bits) in parallel. each SODIMM has two chip selects pins. so the case needs four chip sel...Show Morechipselects.jpg93 KB
Altera_ForumHonored Contributor7 years agoWhich device are you using? You may need to create two separate instances of the IP.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information