DDR3 HMC Timing issue with Qsys(device:5CGXFC5C6F27C7)

I'm a beginner in FPGA. project contains DDR3 Hard memory controller and Avalon-MM Traffic Generator, the HDLs and sdc is generated by Qsys. but timeQuest show timimg closure errors. why? ...