Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

DDIO_OUT WYSIWYG primitive error

I am new to using altera tools. I generated a high performance ddr2 controller using the megawizard and am integrating it into my design. when trying the compile my design, I am getting the following...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Ok. I found the issue for this problem. I have multiple levels of hierarchy, and I had fixed the direction of the CLK0 and CLK0_N ports to inout in one level, but did not fix it at the higher level of design hierarchy. After the fix, I dont see the error anymore