Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorData I/O on FPGA
I am using a Stratix iii for my project (decoding files in a digita radio implementation) and need help (1)inputing data onto the board for processing, (2) sending the data back to a PC. --> 1...
Altera_ForumHonored Contributor
Honored ContributorA NIOS configuration is nothing more than a VHDL/Verilog project that includes a NIOS CPU. In fact you have two methods of combining a NIOS and custom VHDL code:
- include a SOPC entity in your VHDL project, and add your VHDL code next to it - make a custom component in VHDL and connect it to the CPU inside SOPC builder. You can find an example here (http://www.altera.com/literature/hb/qts/qts_qii54007.pdf). It depends on what you want to do.
