CycloneIV-E external ADC parallel interface timings

Hi all. I'm interfacing a CycloneIV-E to a AD9266 ADC and I'm struggling trying to close timings. FPGA design has one 100MHz pll clock; the adc is clocked with a divide-by-two register (=50MHz); da...