Altera_ForumHonored Contributor16 years agoCyclone3 Power Up level doesn't work A design with an EP3C40F324I7 has the pin U18 as an registered output. This pin is used to control another dcdc's nSHDN (Shutdown negativ logic) The fpga is configured via epcs. this dcdc is ...Show More
Altera_ForumHonored Contributor16 years agoThe Design now works as expected. Thanks for all comments.
Recent DiscussionsIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolvedQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredFFVH-ICS-0923-00(1SM21BHU2F53E2VGNE)failed at ESS-HOT testJTAG Chain Broken on Agilex 7-I Dev Kit