Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Cyclone V won't configure via active serial

I have a Cyclone V design (5CSEBA5) that I am trying to configure using a EPCQ128 device I have created a .sof file that I can load into the FPGA directly (Jtag USB Blaster) and it works fine (...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

okay, I have tried it with the clock speed set to 12.5 MHz. The DCLK frequency is now 9.8 MHz.

It still doesn't configure.

As I understand it, the FPGA must be reading at least some of the configuration data, otherwise it wouldn't have kept the clock rate at the lowest setting.

Is there any way to establish how far it gets before a problem occurs?

Rod