Forum Discussion

MStof1's avatar
MStof1
Icon for New Contributor rankNew Contributor
4 years ago
Solved

Cyclone V SOC design upgrade from Quartus 18.1 to 20.1

I have a Cyclone V SOC FPGA design that compiles fine in Quartus version 18.1. However, when I upgrade the design to Quartus version 20.1, adding WSL, the design upgrades, indicating no errors, but...