Forum Discussion

New Contributor

7 years ago

Cyclone V Resource Property Editor Questions

I have having difficulty understanding the chip planner resource property editor view of the ALM in a Cyclone V . I have read the Cyclone V handbook section on the LAB/ALMs but that does not seem to...

KhaiChein_Y_Intel

Regular Contributor

7 years ago

Hi DBart1,

Here is the FPGA Architecture White Paper for your reference:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01003.pdf

The masks reflects the hardware format which has active low data inputs rather than the logical view you see in Resource Property Editor.

Thanks.

Forum Discussion

Cyclone V Resource Property Editor Questions

Recent Discussions

Cannot access SSLC portal for Questa License

Why does PTA show zero W for F-tiles in Hierarchical Design Editor

FPGA ECCN Request

AGRW027R28A2I2V Thermal Model

AGMF039R47A1E2V Compact Thermal Model