Cyclone V PLL reconfiguration don't work

--- Quote Start ---

Hello,

I tried to utilize one of the examples of the AN-661 (Implementing Fractional PLL Reconfiguration with

Altera PLL and Altera PLL Reconfig IP Cores) to reconfigure my PLL dynamically. The example is "PLL Reconfiguration with Altera PLL Reconfig IP Core to Reconfigure M, N,

and C Counters". I just utilized the state machine of the example and I created a new design because the example its for the Stratix V.

So, i write all comands necessarys and I read the confirmation that the reconfiguration its done, but the output frequency doesn't change.

I really hope you can help me or give me a hint who could help me, because I really despair of that problem.

thanks for your time,

Jorge

--- Quote End ---

Hi, I'm tony stark, but i am not a Iron man today, wish to ask you ,did you try to simulate this in hand before ?