Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorCyclone V PLL outclock is zero
Hi everyone I use PLL to generate 137Mhz for my Qsys system. The inclock is 125MHz which is from on-board oscillator, but the outclock of PLL is zero, and I don't know why. :( I build my projec...
Altera_ForumHonored Contributor
Honored ContributorCheck if you use the correct clock input (clock pin). As those fpga boards typically have programmable clock buffers check the incoming clock frequency.
Use Normal mode. Please start reading the documentation of your device. Things like PLL modes are described there in detail.
