Cyclone V PLL Normal compensation not working as it should

Hi, I'm trying to meet IO timing with a Cyclone V based design. The design uses a clock (135 MHz) connected to a dedicated clock PAD with direct connection to the PLLs. After setting up the PLL into...