Cyclone V PLL Clock switchover Timing Constraints

Hello! I've implemented a design with the altera PLL using the clock switchover, specifically auto switch with manual override. I have logic on my system base clock that determines if an incoming...