Forum Discussion
SengKok_L_Intel
Regular Contributor
7 years agoHi,
You may need to check whether your fPLL is able to lock , and the reference clock is stable. If you are using lock to data mode, the lock to ref is not necessary to stable to 1 all the time, but you need to check the lockedtodata signal.
Regards -SK Lim (Intel)