Forum Discussion

Honored Contributor

11 years ago

cyclone v lvds serdes fractional corner pll clocking

alright people; let's say you use 4 fractional corner plls in cyclone v. all of them drive lvds serdes RX-es and TX-es. but let's say i want to use single dedicated clock input pin for all of the pll...

Altera_Forum

Honored Contributor

11 years ago

Thank you David. i will share my experience after we will solve these problems. so that everyone can use this knowledge in future. my response will not be soon though, because a motherboard will have almost a size of an A4 paper and lots of high speed components on it.

Forum Discussion

cyclone v lvds serdes fractional corner pll clocking

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Agilex5 A5EB013BB23BE4S BSDL

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration