Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Cyclone V E Uniphy Controller Error 174077

Hello All, I am working with a Cyclone V E development board and I'm having a problem creating the uniphy hard memory controller. I instantiated the uniphy hard memory controller in Qsys and the ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

The assignments to the I/O pins for the memory are incorrect for your memory IP configuration. The memory IP should have generated a Tcl script that you can run to set all the assignments correctly (pin_assignments.tcl I believe it's called).