Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

cyclone IV configuration: VCCIO8 connection

I’m currently using an EP4CE6F17I8LN on a PCB in an AS configuration mode (EPCS4 PROM) and I’m experiencing some issues with its configuration (device stays in POR with nSTATUS low). In my circuit im...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Thanks Dave for your post.

Actually, following that philosophy (nothing to loose), the device did manage to boot a couple of times after connecting A1 and then the configuration failed (nSTATUS low again).

Given the measured impedance between A1, C4 and C7, those must be connected to the same rail, and given that no I/Os are connected to this bank in my design, I'm just wondering if the in-rush current at power-up is not too large to be handled by only one wire-bond.

Putting a 1000uF capacitance on that pin did not help (nor replacing the FPGA).

I know that not connecting VCCIO8 is probably not something anyone would do after reading carefully the datasheet, however I was just curious if anyone found his way around that issue...