Forum Discussion
Altera_Forum
Honored Contributor
12 years agoThis can happen on stratix 3 FPGA when the re programmed frequency is too low (Like 5 MHz with an input of 20 MHz).
This can happen on stratix 3 FPGA when the re programmed frequency is too low (Like 5 MHz with an input of 20 MHz).