Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Cyclone iii developpment board: DVI problem

Hello all, I create a Sopc system to test my dvi output but it does'nt work. I use a test pattern and a clocked video output, it's a simple system. I use a clock of 108Mhz for a resolution of 1...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Where did you get your timing specs for the DVI output? The pixel clock for 1920x1080 @ 60 fps (1080p) is 148.5MHz, not 108MHz. You also have to make sure the horizontal and vertical sync timing and polarity is correct.

What is between the FPGA and the DVI output? terasIC DVI-HSMC card? Are you asserting DE to the card correctly?